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1. INTRODUCTION
Optimization of size is an important topic of research 
in the engineering of digital circuits. The field effect 
transistor (FET) is making an important contribution in this 
area. In this paper, the basic properties of the FET which 
pertain to digital circuits will be examined. The problems 
associated with the physical layout of large integrated cir­
cuits using FETs will also be discussed and a standardized 
method of layout will be reviewed. A simple procedure for 
optimizing chip area when using this standardized layout 
method will be developed and illustrated.
Much of semiconductor research in recent years has con­
centrated on the development of the metal oxide semiconductor 
field effect transistor (MOSFET). Although its fabrication 
process is difficult to control, the MOSFET offers many char­
acteristics which are more favorable than the conventional 
bipolar transistor. These characteristics are especially 
important to digital circuits.
The MOSFET is a voltage controlled current device. Since 
its operation depends on the flow of majority carriers only, 
it is called a unipolar transistor [1], In contrast, conduc­
tion in bipolar transistors is a function of both majority 
and minority carriers.
The structure of an n-channel FET is shown in Figure 1.
The region of n-type material between the two gate regions
is the channel through which the majority carriers move from
source to drain. The width of this channel varies with
changes in the voltage difference between the gate and source
(V ). The effective channel width decreases as V becomes gs' gs
increasingly reverse biased.
Because of its structural simplicity, the MOSFET is easy 
to integrate into complex digital circuits [2]. Unlike its 
bipolar counterpart, MOS integrated circuits (ICs) usually 
consist only of transistors. This is possible since the FET 
can be operated as both a load and a driver. Resistors, 
capacitors and diodes as functional elements are usually
2. INTRODUCTION TO MOS DIGITAL CIRCUITS
3VGS
a) An n-channel MOSFET
D
G * .
S
b) Circuit symbol
Gate
G
Figure 1* The MOSFET structure.
The chip area required for a MOSFET is only about five
percent of that needed by a bipolar junction transistor [2 ]*
Thus, MOS digital circuits exhibit a higher gate density 
2(gates/mm ) than bipolar. This is extremely important in 
the production of large scale integrated (LSI) circuits.
The necessity of a high degree of process control has 
hindered the development of MOS technology [2], Only in 
recent years has FET fabrication become economically com­
petitive with the highly developed bipolar processes.
MOSFETs are either p-channel or n-channel. The difference 
is not only in the type of material used for the channel, but 
also in the kind of majority carrier by which conduction is 
effected. Current flow in the p-channel FET is due to holes, 
while that of n-channel is a function of electrons.
The hole mobility of silicon is less than half the elec­
tron mobility [4]. This means n-channel devices are inherently 
faster than p-channel. As a result of its lower mobility, a 
p-channel FET has twice the on resistance of an equivalent 
n-channel. As a result, higher density circuits are possible 
with n-channel MOS.
The switching speed of a MOSFET is limited primarily by 
the internal RC time constants [1]. The capacitance involved 
is directly proportional to the junction area. The junction 
area of an n-channel FET is smaller than a p-channel since 
a higher packing density is possible. Thus, n-channel switching 
speeds are higher.
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An important MOS characteristic is the threshold voltage 
(Vt)• This is the V^s potential required to initiate conduc­
tion. Early MOSFETs required a high Vt, which made larger 
power supply voltages necessary. The use of ion implantation 
has reduced and made MOS devices even more desirable [5].
Reduced voltage levels increase packing density and lower 
voltage swings during switching. This increases speed. MOS 
device reliability is also increased with reduced voltage 
levels since breakdown voltages are less likely to be achieved 
[6 ].
As a result of its low threshold voltage, n-channel FETs 
can be made compatible with transistor-transistor logic (TTL) 
and operate from a single five volt supply. However, TTL 
compatibility comes at the expense of reduced speed since 
higher voltages are required to optimize switching times [6 ].
Although n-channel characteristics are superior to p- 
channel, the production of n-channel gates is much more dif­
ficult to control. The drift of MOS characteristics with time 
and temperature has been a problem, and the physics of the 
device tends to create conditions which turn it on prematurely
[2]. However, most MOS producers now have an n-channel process 
and manufacturing is becoming economically competitive.
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Although much of MOS research has been directed toward 
the development of memories, n-channel logic circuits are 
also being realized. The result is a system in which both 
logic and memories are fabricated with one n-channel process, 
yielding a truly homogeneous LSI technology.
The most time consuming phase of the design of complex 
LSI circuits is the completion of a suitable layout. One 
author estimates an average of one man-hour per transistor 
is required for the planning, drawing, changing and checking 
of random logic areas [2 ],
Present layout techniques consist of custom design and 
standardized patterns [?]. Custom designed circuits yield 
high density products at the expense of many man-hours. Lay­
outs for large MOS memories are developed using this method 
since the optimum use of chip area is critical.
Standardized patterns reduce layout turnaround times 
and can allow for some design automation. However, lower 
density layouts usually result with standardized patterns.
This design method can reduce development costs for circuits 
in which highest density is not required.
Weinberger has proposed a method which combines the 
advantages of standardization and relatively high density 
and is applicable to n-channel MOS circuits [?]. This method 
is most effective when the circuit to be realized consists 
of NOR gates only. Although other logic elements are possible.
the use of NOR gates allows the pattern to be more easily 
automated.
Figure 2 illustrates the physical structure of an n~ 
channel MOS positive logic NOR gate. It consists of three 
n+ channel diffusions on a p substrate. One diffusion con­
nects to Vpp (the positive power supply) and one to ground.
The third is a gate output diffusion. A load device, which 
is always on due to the voltage V , is formed between the 
VDD anc^  outPut diffusion regions. Input and output lines 
and gate interconnections consist of metalized paths. Only 
one layer of metalization is required and all paths are 
parallel. These paths are also called signal nets [7].
V7hen a high voltage, representing a logical 1, is pre­
sent on a line connected to an input device, the device is 
turned on and conduction between and ground is initiated.
The output voltage of the gate is then low, or logical 0.
If the voltages on the lines to each input device are low, 
the output voltage level is near .
A one-dimensional array of NOR gates is called the basic 
pattern C7]- Because of its symmetry, gates may be added to 
the left or right to increase its size. Furthermore, mirror 
images of the basic pattern may exist above or below a block 
of the basic pattern by sharing a common VDD or ground dif­
fusion. The basic pattern, with a possible layout of the func­
tion Y-AOBt is shown in Figure 3.
An IC chip could be realized using a single block of 
the basic pattern. Depending on circuit requirements, several
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Figure 2. A positive logic MOS NOR gate.
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Figure 3* A possible layout for the function Y=A©B using 
basic pattern.
=A©B
the
blocks could be used and laid out in a variety of arrange­
ments.
This layout scheme then, provides several advantages.
Not only is the interconnection pattern within the layout 
simplified, but also signal paths are all parallel, which 
eliminates the necessity of several layers of metalization. 
Individual circuit requirements can usually be satisfied since 
the basic pattern is adaptable to many arrangements.
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4. OPTIMIZATION PRELIMINARIES
The standardized pattern described previously yields 
higher density circuits if the gates are carefully ordered. 
The purpose of this paper is to describe a simple method 
of gate ordering which will maximize density.
It is assumed that all inputs into the basic pattern 
will enter from the left and all outputs out of the basic 
pattern will exit on the right. Inputs generated within the 
basic pattern and outputs which do not exit the basic pattern 
may be in either direction.
Definition 1: An analysis model is a simplified repre­
sentation of an actual layout. A gate input is depicted by 
a slf and an output by an '** Signal nets appear as horizontal 
lines.
An analysis model for the layout in Figure 3 is given in 
Figure 4a.
Definition 2; A primitive layout is any layout on the 
basic pattern in which not more than one gate output appears 
in piny row.
Figure 4a illustrates a primitive layout. The layout in 
Figure 4b is not primitive since the fourth row contains two 
gate outputs.
An important measure of the efficiency of a layout is 
the length of the signal nets. The following three defini­
tions pertain to the measure of signal nets.
Definition 3: A waste cell is an empty cell in the
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a) Primitive layout b) Nonprimitive layout
Figure 4. Examples of analysis models.
analysis model through which a signal net passes.
In the primitive layout shown in Figure 4a, the cells 
in column B which are common to rows A and A are waste cells.
Definition 4: The waste ! of a given layout is the sum 
of the waste cells for that layout.
For the layout in Figure 4a, ? = 6 .
Each gate in the analysis model is designated as P^.
For a system of n gates, i is an integer between 1 and n.
Definition 5: AH'(P.,P.5 is the change in ¥ when the
J
columns representing gates P^ and P^ are interchanged.
For example, consider the evaluation of AffP^P^) for 
the layout shown in Figure 4a. This is most easily accomplished 
by computing the change in the number of waste cells in each 
row when P^ and P^ are interchanged. The results of each row 
are then added to yield A^fP^,P^). In row A, a waste cell 
is eliminated in column P^ but another is generated in P^, 
producing a net change of 0. No waste cells are created or 
removed in rows B, A, B, A+B or Y. Thus, the change in these 
rows is 0. A change of 2 in row A+B occurs since the length 
of the signal net in that row is increased by 2 cells when 
P^ and P^ are interchanged. Therefore AYfP-^P^} = 2.
In finding A¥{P3 ,P4), rows A, B and A+B give a change of 
-I each since signal nets are reduced in these rows. Rows A,
B and A+B each yield a change of 1 due to increasing signal 
nets. No waste cell change occurs in row Y because the cells 
involved are empty. Since the sum of the row changes is 0, 
this implies A'HP^fP^) * 0 *
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As ¥ is reduced, more empty cells are created and signal
nets become shorter. This allows for the possibility of more
rows being combined. The combining of rows reduces the y
dimension of the basic pattern and hence the area. This in
turn, increases the density. Therefore, ¥ will be minimized
in order to maximize density.
An arrangement of gates is designated as tn. For example,
for a four gate system, the arrangement PiP2p3p4 might be
defined as or the ordering ^2P4P1P3 be called
Theorem 1: If a system in which a gate arrangement Hq
yields the minimum waste ¥ - , then A¥(P.,P.) - 0 for allm m  x i
gates P^ and P^.
Proof: Assume there exists some P. and P. such that
A¥(P^,Pj) * -c, where c is a positive constant. Interchanging
gates P^ and Pj yields a new arrangement irc* = ^min ~ c-
This implies ¥(*0 < ¥ . . This is a contradiction since c c m m
¥ . is the minimum waste for this set of gates by definition, m m
Therefore, Af(Pi#Pj) - 0 for all gates P^  ^and P^.
QED
The converse of Theorem 1 will now be proven.
Theorem 2; If an arrangement of n gates has AffP^Pj)
* 0 for every pair of gates P^ and P ^ , then f(TrQ) *
Proof: Assume there exists some arrangement ir^  of these 
same n gates so that ¥(ir^ ) “ ^min* ^or eac^ arrangement and 
tt1# there are n(n-l) / 2  gate pairs, the interchange of which 
yields AH' * 0. The intersection of these gate pairs, denoted 
by * gives a set of conditions which must hold m  order
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for A¥ — 0 for each pair of interchanges. The remaining
^ 1  + 110 ~ ^ ffl A V  Pa^rs represent a set of single inter­
changes which transform ttq to and to irQ. This set of 
pairs is called a iTq.
Theorem 2 is shown to be true by proving f (ttq) — 
by finite induction. From the set a tt^ , there exist a
pair of gates and P^ which are neighbors in the arrange­
ment tt^ . The interchange of these gates does not violate 
*^1 A 7Tq. Assume P^ and P^  are interchanged and the new 
arrangement is called AYCP^P^} - 0 in since ir^A
is satisfied. A'MP^rPj) - 0 in ir^ by initial assumption.
Because AfCP.^P.) ^ 0, AH'(Pi,P.) ^ 0 and AY{P. ,P.) = -A? (P.,P.) ,
J -*■ ^ J J -i
this implies AV(P.,P.) = A^{P.,P.) = 0. Therefore, =l 3 J
fdr^. This is the first case.
Assume ^ ( ^ 3 )^ * Again, there exists an inter­
change in j^ tt^  which does not violate ^  A ^q « This inter­
change is from the set a * The change in ¥ for this 
interchange is 0. Hence, *
Since a set of neighbor interchanges in ir1 A trQ trans­
forms ir^  to ttq and since no change in waste results from these 
interchanges, this implies ¥{iTq) - ¥ (ff^ ) =
QED
The results of Theorem 2 are illustrated by the following 
example. For the system Y = A©B, let P^A+B, P£=A, P^B,
P4 =A+B and P5*Y (see Figure 5) . Define P^P2P3I>4P5 an<i
tt, ■ p p p p p . These are different gate arrangements in 
1 3 1 2 4 5
15
a) Arrangement b) Arrangement
Figure 5
P3 pi P 2 P5
A -t— H
B -H—
n 'A* . __ 13 1
1
1 * !
P 2 * - — l
P4 * - — i
P5 * -
c) Arrangement 2irQ 
Illustration of Theorem 2 results.
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which A¥ 0 for all gates P^ and p. in each arrangement.
(Pi'Pj J “ {P1 'P2 ; P1 'P3' P1 'P4' P1 ’P5 ; P 2 , P 3 ' P2 'P4 ; P2 'P5 ;
P3’P4; P 3 'P 4' P4'P5^
and for
( P . , P . )  = { P 3 , P i ;  P3 , P 2 ; P3 , P 4 ; P3, P 5 ; P l l P j ; P l , P 4 ; p ^ p , . .
P2'P4' P2'P5' P4'P5*
*0 A *1 {P1/P2; P1'P4'" P1,P5' P2'P4' P2'P5' P3'P4' P3'P5;
P4'P5}
* 0  A it^  implies P^ is left of ^  left of P^ and so on.
(P2 >p3 ) and (P^P^) represent neighbor interchanges which 
transform ttq to tt^ without violating a Therefore the
following is true.
1*0 = P1P3P2P4P5 * W  = * < V
21t0 = P3P1P2P4P5 f(2 V  = ’W  =
As a result of Theorem 2, Vmi is unique for a given set 
of gates although the gate arrangement yielding ?min may not 
be.
Using the properties of Theorem 1 and Theorem 2, a 
procedure for obtaining a minimum waste layout is developed 
in the next section.
5. OPTIMIZATION PROCEDURE
A result of Theorem 1 is that the interchange of any 
two neighboring columns of a minimum waste layout must pro­
duce a AY ~ 0.
Definition 6 : The condition in which AY (P., P.) - 0i 3
for all neighboring gates P. and P, is called the neighborJ
property.
Part 1 of a two part process for obtaining an optimum
gate arrangement consists of finding a gate ordering which
has the neighbor property.
The neighbor property is necessary but not sufficient to
insure AY ( P . , P . )  - 0 for every pair of gates P.  and P . .  In 
*■ j  ^ 3
order to guarantee AY - 0 for the interchange of any two 
columns, each pair of gates not already tested in Part 1 is 
compared. This is Part 2.
The process for obtaining a minimum waste layout begins 
by assigning each gate some value initial gate ordering
is chosen at random and a primitive layout, using an analysis 
model, is made. The following algorithm is then used.
Part 1:
A. The gates in neighboring columns are compared.
If the interchange of the gates in these columns would 
yield a nonpositive change in Y, the interchange is 
made. Otherwise, no exchange results. This process 
begins with the gates in columns 1 and 2. The pro­
cedure is then applied to the gates in columns 2 and 3,
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and then 3 and 4 and so on until all neighboring gates 
have been compared. One cycle is thus completed.
B. If no interchanges were made, go to Part 2.
C. Otherwise, neighboring gates are again compared
and processed as described in A. , with the following
modification in interchange rules. If, for some
pair of gates P. and P., AT (P.,P.) = 0 and P. andJ j J- j-
Pj were interchanged on the previous cycle because 
Ay(P^,Pj) * 0 , Pj and P^ are interchanged only if
1. Another interchange was made during the 
previous cycle, or
2. A new A¥ * 0 interchange is possible.
D. If an interchange was made during the previous cycle, 
the procedure is repeated as described in C. This cyclic 
process of gate comparing coupled with interchange 
decisions continues until no negative interchanges and
no new AY = 0 interchanges exist. When this is accom­
plished, go to Part 2.
Part 2:
Each pair of gates not already compared by the previous 
procedure is now compared. An interchange is made only 
if ¥ would be reduced.
The steps of this procedure are illustrated by two examples 
in the following section.
19
6 . EXAMPLES
Example_1: Obtain a minimum waste layout for the single
output function Y = C+D + A+B. The initial layout is shown 
in Figure 6 a. Table 1 lists the gate comparisons and inter­
change decisions for each step of Part 1 of the minimization. 
Analysis models for Part 1 are shown in Figures 6 and 7.
The gates in columns 1 and 2 are first compared, yielding 
AT(P1 ,P2) = 3. This indicates ¥ will increase if P1 and P2 
are exchanged. Thus, no interchange is made. The gates in 
columns 2 and 3 are now tested. Interchanging P2 and P^ 
reduces 7 since ATCP^P^) “ -1. The new primitive layout 
is showr. in Figure 6 b.
The gates in columns 3 and 4 are now compared. Since 
column 3 and P^ is in 4, AYfP^fP^) is computed and 
is found to be 0. Because this represents a new A¥ = 0 inter­
change, the exchange is made. Figure 6 c illustrates the 
primitive flow table after this exchange.
The first cycle of gate comparisons is completed by 
evaluating AH'(P2 'P5 >* The value of A? is found to be 3, so 
no interchange is made.
Because an interchange was made during this cycle, the 
procedure begins again with the first two columns. The re­
maining comparisons and decisions for Part 1 are shown in 
Table 1. The comparison calculations for Part 2 are given 
in Table 2. The preceding calculations indicate AT(Pi,Pj) ^ 0 
for all gates Pi and P^. Therefore, by Theorem 2, this gate 
arrangement produces minimum waste. The minimum waste layout 
is shown in Figure 8 .
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TABLE 1. Calculations and interchange decisions for 
Part 1 of Example 1.
(Pi,Pi) UNDER 
TEST
(P. ,P.)l'  ^' SWITCHP. AND P. 
1 3
FIGURE
P1 ' P 2 3 no 6 a
P2'P3 - 1 yes
P2' P4 0 yes 6b
P2'P5 2 no 6 c
End of Cycle
P1 ,P3 0 yes
P1'P4 - 1 yes 6 d
P1 ' P 2 1 no 7a
P2'P5 2 no
End of Cycle
P3 ' P4 - 1 yes
P3'P1 0 yes 7b
P3'P2 1 no 7c
P2'P5 2 no
End of Cycle
P4'P1 1 no
P1 ,P3 0 yes
P1 ' P 2 1 no 7d
P2'P5 2 no
End of Cycle
P4'P3 1 no
P3'P1 0 no
P1 ' P 2 1
no
P2'P5 2
no 8
End of Cycle
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Figure 6. Analysis models for Example 1.
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P4 P3 P 1 P 2 P5
A — 1
B — 1
C
— 1
D — 1
P, 1
P3 ^— — I
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P 2 #r- — 1
P5 * —
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a)
models for Example 1.
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Figure 8 . Minimum waste layout for Example 1.
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TABLE 2. A¥(P^,Pj) Calculations for Part 2
of Example 1. 1
P3 1
P 1
2 0
P 2
6 4 1
P -D 14 3 2
2
P4 P3 P 1 P 2
Example 2: Find a minimum waste layout for the multiple 
output system = A+B and Y^ = B+C. The procedure is the 
same as was illustrated by the first example. Part 1 calcu­
lations and interchange decisions are given in Table 3. Table 
4 contains the calculations of Part 2.
The initial arrangement is shown in Figure 9a and the 
minimum waste layout is illustrated in Figure 10c.
26
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TABLE 3. Calculations and interchange decisions for 
Part 1 of Example 2,
(P^Pj) UNDER 
TEST
Af (P.^J SWITCH
P. AND P . 
1 J
FIGURE
P1 ' P 2 0 yes 9a
P1 ' P3 1 no 9b
P3 ,P4 - 1 yes
End of Cycle
P2 ' P 1 0 yes 9c
P2'P4 0 yes 9d
P2'P3 3 no 1 0 a
End of Cycle
P1'P4 - 1 yes
P1 ' P 2 1 no 1 0 b
P2'P3 3 no
End of Cycle
P4'P1 1 no
P1 , P 2 1 no
P2'P3 3 no 1 0 c
End of Cycle
28
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Figure 10. Analysis models for Example 2.
TABLE 4 AY(P.,P.) Calculations for Part 2 
1 9 y
of Example 2.
7. CONCLUSION
The importance of the MOSFET in digital circuits has 
been discussed and a standardized layout pattern which has 
the potential of providing for reasonably high density cir­
cuits has been reviewed.
A method for optimizing circuit density has been deve­
loped. This procedure is both simple and easy to program. 
This is important for the automation of layout design.
Part 1 of the process often yields a minimal or near 
minimal solution. This part provides a systematic method 
for interchanging gates which gives a gate arrangement having 
the neighbor property. Since the neighbor property is neces­
sary but not sufficient to insure an optimum solution, Part 2 
is necessary. This consists of comparing the remaining gate 
pairs and interchanging those that would reduce the waste.
Further research should examine methods which could 
reduce the number of calculations required by Part 2.
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